Covered icon

Covered

Verilog code coverage analysis utility.
Download14.6k downloadsSelect a version to download a specific release.
Outdated notice
Frozen in time !
Covered may have evolved, disappeared, or gone extinct. Do not assume that the information listed below are fresher than our mammoth friend.
Covered icon

About Covered0.7.10

Last updated on

Covered is a Verilog code-coverage utility used for Design Verification which is capable of performing line, toggle, memory, combinational logic, finite state machine (FSM) and assertion coverage analysis. Verilog source files are parsed along with VCD/LXT/FST dumpfiles (or can be run as VPI module in the simulator) to create Coverage Description Database (CDD) files which can be merged with other CDD files generated from the same design and/or have reports generated from them through the use of the merge and report commands, respectively.

sudo apt install covered

Supported platforms

Latest version

0.7.10
  • https://prdownloads.sourceforge.net/covered/covered-0.7.10.tar.gz?downloads

Requirements

  • gperf
  • bison
  • flex
  • gcc
  • GNU make
  • Tcl/Tk

Rate this app

No ratings yet

No comment yet

Be the first to share your thoughts.

License

GPL

Latest version

0.7.10

Total downloads

14.58k

Author

Trevor Williams
Report incorrect information

Recently updated software