Ver icon

Ver

Structural Verilog compiler for UNIX operating systems.
Ver icon

About Ver1.3.36-2

Last updated on

Structural Verilog compiler for UN*X operating systems. Some synthesizable behavioral constructs are now supported. An event simulator (vsim) is included for testing of logic designs. A cycle simulation compiler (cyco/csim) is included which can compile netlists into fast levelized C code. Cyco can also generate ABEL netlists that may be used for FPGA generation. GTKWave, a fully-featured wave viewer is quite functional now. (requires GTK+-1.2.0 or greater).

Supported platforms

Latest version

1.3.36-2

Rate this app

No ratings yet

No comment yet

Be the first to share your thoughts.

License

GPL

Latest version

1.3.36-2

Total downloads

4.62k

Author

Tony Bybell
Report incorrect information

Recently updated software